A Combinatorial approach to suppress leakage power in nanoscale SRAM Cells

Show simple item record

dc.contributor.author Kudithipudi, Dhireesha
dc.contributor.author John, E.
dc.date.accessioned 2009-11-11T15:34:04Z
dc.date.available 2009-11-11T15:34:04Z
dc.date.issued 2005-08
dc.identifier.citation Proceedings of the IEEE Midwest Symposium on Circuits and Systems, Cincinnati, Ohio, August 2005 en_US
dc.identifier.uri http://hdl.handle.net/1850/10763
dc.description.abstract In deep sub-100nm technologies, the exponential increase of static leakage current pose serious design challenges as we try to build efficient low power systems with faster memory cores. Consequently, it is imperative to design systems that adopt leakage control techniques during both standby and active mode. In the recent past, the size of memory cores also has been increasing at a very rapid pace to cope with the demands of high computing processors. Such large memory cores will lead to significant leakage power dissipation, as most of the devices will be in a dormant or standby mode. This study addresses the static current dissipation problem in an SRAM memory core, by implementing a combinatorial approach to reduce leakage current. In this approach we have combined multiple-Vth devices, high-oxide thickness devices and dynamic Vth techniques to reduce both subthreshold and gate-oxide leakage current. There is a ~60% savings in the total static current dissipated as compared to a conventional SRAM cell. en_US
dc.language.iso en_US en_US
dc.publisher Institute of Electrical and Electronics Engineers en_US
dc.title A Combinatorial approach to suppress leakage power in nanoscale SRAM Cells en_US
dc.type Proceedings en_US

Files in this item

Files Size Format View
DKudithipudiConfProc08-2005.pdf 299.1Kb PDF View/Open

This item appears in the following Collection(s)

Show simple item record

Search RIT DML


Advanced Search

Browse