Design and simulation of a primitive RISC architecture using VHDL

Show full item record

Redirect: RIT Scholars content from RIT Digital Media Library has moved from http://ritdml.rit.edu/handle/1850/11229 to RIT Scholar Works http://scholarworks.rit.edu/theses/3099, please update your feeds & links!
Title: Design and simulation of a primitive RISC architecture using VHDL
Author: Moustakas, Evangelos
Abstract: Hardware Description Languages are used as the connecting links between the design of a digital system and the way this design is being represented in computers, with the ultimate goal being the simulation and verification of that design before the construction of any prototype. In this thesis, we follow all the steps of a RISC architecture design and finally use VHDL as the tool to describe, simulate and verify the design. By the unique abilities of VHDL we give both a structural and a behavioral description where the latter contains multiple description levels, from gate to Processor-Memory-Switch (PMS) . The final step is the simulation to verify the proper operation of the design or to assist in pinpointing design errors for correction .
Record URI: http://hdl.handle.net/1850/11229
Date: 1991-09

Files in this item

Files Size Format View
EMoustakasThesis09-1991.pdf 2.154Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse