Development of a modular 2-micron BiCMOS process from an existing 2-micron n-well CMOS process

Show full item record

Title: Development of a modular 2-micron BiCMOS process from an existing 2-micron n-well CMOS process
Author: Guidash, R. Michael
Abstract: A modular 2-micron BiCMOS process was developed from an existing 2-micron N-Well CMOS process. The process maintains compatibility with the existing 2- micron CMOS design rules and design library, meets the NPN device parameter targets supplied, and utilizes present manufacturing operations and equipment, with a minimum number of additional masks and steps. NPN transistor parameter targets were determined from intended technology applications. Process integration options are introduced and evaluated. A procedure for process latitude determination and process optimization is presented.
Record URI: http://hdl.handle.net/1850/11234
Date: 1991-11

Files in this item

Files Size Format View
RGuidashThesis11-1991.pdf 11.21Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse