A Buffer insertion priority mechanism based on the IEEE 802.4 priority scheme

Show full item record

Title: A Buffer insertion priority mechanism based on the IEEE 802.4 priority scheme
Author: Oddo, Nicholas W.
Abstract: The focus of this thesis is to investigate a media access priority mechanism for a buffer insertion network so that it is better suited for use in real-time applications. This is done by examining a popular priority mechanism present in the IEEE 802.4 token bus standard, and Fiber Distributed Data Interface (FDDI) standard. Mathematical models for throughput and delay are presented for the IEEE 802.4 priority mechanism. These models are then used as a basis for developing the priority mechanism for the buffer insertion ring. Models for throughput and delay are also presented for the buffer insertion priority scheme so that the two media access techniques may be compared.
Record URI: http://hdl.handle.net/1850/11240
Date: 1992-06

Files in this item

Files Size Format View
NOddoThesis06-1992.pdf 1.799Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse