A Self-timed implementation of the bi-way sorter systolic array processor

Show full item record

Redirect: RIT Scholars content from RIT Digital Media Library has moved from http://ritdml.rit.edu/handle/1850/11957 to RIT Scholar Works http://scholarworks.rit.edu/theses/4613, please update your feeds & links!
Title: A Self-timed implementation of the bi-way sorter systolic array processor
Author: Diamond, Mitchell
Abstract: Self-timed circuits with an appropriate handshake control circuit can be used to replace the global clock in a VLSI chip. By replacing the global clock many problems which face designers have disappeared along with the clock. Some of these problems are due to clock skew and capacitance scaling with smaller feature sizes. The wire capacitance cannot scale below a certain limit due to two-dimensional effects, therefore the RC delays associated with the interconnect layers do not scale proportion.ally to the feature size. The resultant increase in wire delay makes it difficult to distribute a global clock at a high frequency. This project takes an existing synchronous systolic array, the bi-way sorter, and implements the sorter algorithm using a self-timed approach. By using self-timed instead of synchronous approaches, many of the problems associated with synchronous circuits such as clock skew and large line capacitance, are avoided. In this thesis, a 2-bit, four number sorter will be designed and simulated and the advantages and drawbacks will be examined.
Record URI: http://hdl.handle.net/1850/11957
Date: 1993-10

Files in this item

Files Size Format View
MDiamondThesis10-1993.pdf 8.456Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML

Advanced Search