A CMOS monolithic analog multiplier with wide input dynamic range

Show full item record

Title: A CMOS monolithic analog multiplier with wide input dynamic range
Author: Hadgis, George Anthony
Abstract: A novel CMOS monolithic analog multiplier capable of operating in two quadrants is described in this thesis. The multiplier incorporates a voltage-controlled variable linear resistor comprised of two FET transistors in the feedback network of an operational amplifier. This novel approach to implementing an analog multiplier results in good linearity and wide input dynamic range when compared to other implementations where an FET is incorporated in the feedback network of an operational amplifier. The analog multiplier, comprised of an operational amplifier and a variable linear resistor, has been designed. PSpice simulation results are given in support of the multiplier. Experimental results of a discrete implementation are also given. A comparison between the analytical model, the simulation results, and the experimental results is presented at the end of this thesis.
Record URI: http://hdl.handle.net/1850/13124
Date: 1995-05

Files in this item

Files Size Format View
GHadgisThesis05-1995.pdf 12.29Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse