Sub-micron PMOS transistor using electron beam lithography

Show full item record

Title: Sub-micron PMOS transistor using electron beam lithography
Author: Klare, Mark
Abstract: The design, simulation, fabrication and testing of .75um PMOS transistors is studied in this work. The process uses Direct Write Electron Beam Lithography for all lithography steps. The process is matched for the tool set at The Rochester Institute of Technology and their accompanying process hurdles. As of the beginning of this work, there had been no work done on obtaining a sub-micron transistor due to limitations in the optical lithography tools available at The Rochester Institute of Technology. A process flow that is robust, but as efficient as possible is used to obtain a working sub-micron PMOS transistor.
Record URI: http://hdl.handle.net/1850/13517
Date: 1996-05-16

Files in this item

Files Size Format View
MKlareThesis05-16-1996.pdf 17.68Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse