Dependence of VCO jitter on coupled noise

Show full item record

Redirect: RIT Scholars content from RIT Digital Media Library has moved from to RIT Scholar Works, please update your feeds & links!
Title: Dependence of VCO jitter on coupled noise
Author: Parthasarathy, Harikrishna
Abstract: In mixed signal systems, the Phase Locked Loop (PLL) forms an integral part of the clock distribution scheme. The PLL is used to generate a local clock frequency, which is much higher than the external clock. The performance of a PLL is greatly influenced by the Voltage Controlled Oscillator (VCO). Any nonlinearity introduced by the VCO affects the synchronization between operation of on-chip circuitry and the external components. The jitter or phase noise of a VCO is the most important non-ideality. Phase noise or jitter becomes critical as system frequency increases. The source of timing error maybe due to various noise sources, with power supply noise and that due to substrate coupling being the major contributors. The thesis presented here deals with the effect of these two noise sources on the time period of the VCO. The peak cycle jitter and cycle-to- cycle jitter due to noise is estimated by developing a relation between the noise source and the deviation in the output voltage in terms of the circuit parameters. First crossing theory approximation has been used to convert the voltage error to timing error. The theory has been extended to analyze the timing error when the two noise sources are present together. Good agreement has been shown between the theoretical prediction and the simulated result. The analysis can be extended to any number of stages for any operating frequency as will be demonstrated in the subsequent chapters.
Record URI:
Date: 2002-05

Files in this item

Files Size Format View
HParthasarathyThesis05-2002.pdf 4.402Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML

Advanced Search