Relating empirical performance data to achievable parallel application performance

Show full item record

Title: Relating empirical performance data to achievable parallel application performance
Author: Melton, Roy; Alford, Cecil; Bingham, Philip; Huang, Tsai
Abstract: Relating to a previous simplified VHDL processor model [1], a more advanced synthesized VHDL pipeline microprocessor model was developed and has been used in the second term computer architecture course offered in the School of Electrical and Computer Engineering at the Georgia Institute of Techonology. This paper will first describe the pipeline processor model and its VHDL implementation. Then, it presents various implementation extensions that have been assigned and completed within a satisfactory period by participating students.
Description: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, Las Vegas, Nevada: June 28-July 1, 1999.
Record URI: http://hdl.handle.net/1850/7254
Date: 1999

Files in this item

Files Size Format View
RMeltonConfProc07-1-1999.pdf 60.21Kb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse