Predicting communication protocol performance on superscalar architectures using instruction dependency

Show full item record

Title: Predicting communication protocol performance on superscalar architectures using instruction dependency
Author: Melton, Roy; Huang, Tsai; Wills, Linda; Alford, Cecil
Abstract: Increasing diversity in telecommunication workloads leads to greater complexity in communication protocols. This occurs as channel bandwidth rapidly increases. These factors result in larger computational loads for network processors that are increasingly turning to high performance microprocessor designs. This paper presents an analytical method for estimating the performance of instruction level parallel (ILP) processors executing network protocol processing applications. Instruction dependency information extracted while executing an application is used to calculate upper and lower bounds for throughput, measured in instructions per cycle (IPC). Results using UDP/TCP/IP applications show that the simulated IPC values fall between the analytically derived upper and lower bounds, validating the model. The analytical method is much less expensive than cycle-accurate simulation, but reveals similar throughput performance predictions. This allows the architectural design space for network superscalar processors to be explored more rapidly and comprehensively, to reveal the maximum IPC that is possible for a given application workload and the available hardware resources.
Description: RIT community members may access full-text via RIT Libraries licensed databases: http://library.rit.edu/databases/
Record URI: http://hdl.handle.net/1850/7261
Publishers URL: http://dx.doi.org/10.1016/j.peva.2005.10.004
Date: 2005-11

Files in this item

Files Size Format View

An open access version of this file is not available. Check "Publisher URL" field for access

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse