Pipelined interconnect free logic

Show full item record

Redirect: RIT Scholars content from RIT Digital Media Library has moved from http://ritdml.rit.edu/handle/1850/8957 to RIT Scholar Works http://scholarworks.rit.edu/other/501, please update your feeds & links!
Title: Pipelined interconnect free logic
Author: Retanubun, Richard; Patru, Dorin; Mukund, P.R.
Abstract: The pipelined interconnect free (PIF) logic is a novel design paradigm shift that has the potential of eliminating several problems that are currently constraining the digital design community. Since interconnects, and not gates have become the bottleneck in deep sub-micron technology, it makes sense to find an alternative to today's interconnects. We propose to replace interconnects of non-adjacent gate cells with chains of gates. However, the new type of design is more than a mere replacement of interconnects with gates. As demonstrated with a PIF logic based 64 bit adder example, the new design becomes a well-structured design with predictable delays. In contrast, in a conventional design, lack of accurate interconnect delay values force more pessimistic constraints to be applied to the design.
Description: Copyright 2003 IEEE Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Record URI: http://hdl.handle.net/1850/8957
Date: 2003-09

Files in this item

Files Size Format View
RRetanubunProceedings09-2003.pdf 351.9Kb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML

Advanced Search