A low-noise CCD electrometer using buried-channel LDD nMOSFETs

Show full item record

Title: A low-noise CCD electrometer using buried-channel LDD nMOSFETs
Author: Stevens, Eric G.
Abstract: A iow-noise, CCD electrometer is presented that makes use of devices akin to buried-channel, LDD NMOS FETs. Self-aligned source and drain contacts are used that result in high performance and a simplified process. These devices were fabricated in a scaled, buried-channel NMOS CCD process without adding any process complexity. In spite of the higher capacitances associated with the scaled process (higher levels of doping and thinner gate oxides) in which this device was constructed, the input referred voltage responsivity or sensitivity of this electrometer is 15 /xV/electron, the highest reported to date. This high responsivity leads to superior noise performance. At room temperature, the output amplifier's input-referred-noise component is only 7.5 electrons rms over a -3dB bandwidth of 35.9 MHz. The total input-referred noire of this wide-band electrometer is only 7.2 electrons rms, with correlated double-sampling employed to eliminate kTC noise. Therefore, the noise performance has been greatly improved over the current state-of-the-art, floating-diffusion, amplifier-type electrometers.
Record URI: http://hdl.handle.net/1850/9018
Date: 1987-06

Files in this item

Files Size Format View
EStevensThesis06-1987.pdf 4.071Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse