A Microprocessor based hybrid system for digital error correction

Show full item record

Title: A Microprocessor based hybrid system for digital error correction
Author: Sohn, Peter H.
Abstract: The design of a microprocessor based hybrid system for digital error correction is presented. It is shown that such a system allows for implementation of several cyclic codes at a variety of throughput rates providing variable degrees of error correction depending on current user requirements. The theoretical basis for encoding and decoding of binary BCH codes is reviewed. Design and implementation of system hardware and software are described. A method for injection of independent bit errors with controllable statistics into the system is developed, and its accuracy verified by computer simulation. This method of controllable error injection is used to test performance of the designed system. In analysis, these results demonstrate the flexibility of operation provided by the hybrid nature of the system. Finally, potential applications and modifications are presented to reinforce the wide applicability of the system described in this thesis.
Record URI: http://hdl.handle.net/1850/9861
Date: 1984-06

Files in this item

Files Size Format View
PSohnThesis06-1984.pdf 1.855Mb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse