Timed circuits: A New paradigm for high-speed design

Show full item record

Title: Timed circuits: A New paradigm for high-speed design
Author: Myers, Chris; Belluomini, Wendy; Killpack, Kip; Mercer, Eric; Peskin, Eric; Zheng, Hao
Abstract: In order to continue to produce circuits of increasing speeds, designers must consider aggressive circuit design styles such as self-resetting or delayed-reset domino circuits used in IBM's gigahertz processor (GUTS) and asynchronous circuits used in Intel's RAPPID instruction length decoder. These new timed circuit styles, however, cannot be efficiently and accurately analyzed using traditional static timing analysis methods. This lack of efficient analysis tools is one of the reasons for the lack of mainstream acceptance of these design styles. This paper discusses several industrial timed circuits and gives an overview of our timed circuit design methodology.
Description: Proceedings from the 2001 IEEE Asia and South Pacific design automation conference. Copyright 2001 IEEE.
Record URI: http://hdl.handle.net/1850/9863
Date: 2001-01

Files in this item

Files Size Format View
EPeskinConfProc02-2001.pdf 663.3Kb PDF View/Open

The following license files are associated with this item:

This item appears in the following Collection(s)

Show full item record

Search RIT DML


Advanced Search

Browse